https://doi.org/10.33180/InfMIDEM2021.203



Journal of Microelectronics, Electronic Components and Materials Vol. 51, No. 2(2021), 113 – 117

The Implementation of Logic Gates Using Only Memristor Based Neuristor

Kamil Orman¹, Yunus Babacan²

¹Erzincan Binali YildirimUniversity, Dept. of Computer Engineering, Erzincan, Turkey ²Erzincan Binali YildirimUniversity, Dept. of Electrical and Electronics Engineering, Erzincan, Turkey

Abstract: One can learn about memristor-based neuron circuits in literature if one wishes to implement more effective circuits, as they are linear, have a high density, and consume little energy. This paper presents two logic gates based on memristor-based neurons. The neuron circuit can float, and therefore can be used as a circuit element. Electronic neurons, or neuristors, generate spikes when DC current is applied to them; likewise, the proposed logic gates generate spikes when appropriate inputs are applied to them. We simulated the proposed gates with SPICE using TSMC 0.18 µm CMOS process models.

Keywords: AND gate; OR gate; Neuron; Memristor; Neuristor

Uporaba logičnih vrat le z uporabo nevristorja na osnovi memristorja

Izvleček: Nevronks vezja na osnovi memristorja so linearna, velike gostote in porabijo malo energije. Članek predstavlja doje vrat na odnovi nevronov, ki temljijo na memristorjih. Nevronsko vezje lahko plava in se zato lahko uporablja kot element vezja. Elektronski nevroni ali nevristorji ustvarijo pri enosmernem toku konice; prav tako predlagani logični vhodi, pri ustreznem vhodnem signal, generirajo konice. Predlagana vrata smo simulirali s SPICE okolju z uporabo TSMC 0,18 µm CMOS tehnologije.

Ključne besede: IN vrata; ALI vrata; Nevron; Memristor; Nevistor

* Corresponding Author's e-mail: korman@erzincan.edu.tr

1 Introduction

In, 1952, Hodgkin and Huxley proposed an electrical circuit model of an axon membrane [1] with passive circuit elements. The Hodgkin-Huxley (HH) model explains how the membrane potential gets conducted from one cell to another cell. The HH circuit is composed of three channels: a sodium channel, a potassium channel, and a leakage channel. The sodium and potassium channels are modelled with a capacitor and parallel nonlinear resistors. To understand how the brain works, researchers present realistic neuron models and circuits [2]-[5].

Leon Chua defined a new circuit element, dubbed a memristor, and demonstrated the connection between charge and flux [6],[7]. But memristors did not attract

anyone's interest until the HP research group had managed to implement them as solid state devices [8]. The new element has nonlinear characteristics, memory, and an ultra-dense structure. Many types of of memristor emulator circuit ([9]; [10]; [11], [12] [13]; [14]) have been proposed given that it was not commercially available. More and more researchers' now are interested in modelling neuron and neural networks using memristors. Pickett and co-workers implemented a mottmemristor and memristor-based neuron circuit in Nature [15]. Shin et al. presented a memristor-based neuron circuit. Here, nonlinear opening and closing of sodium and potassium ion channels are modelled with a memristor [16]. Ren et al. proposed a model for connected neurons. [17]. Zhang and Liao created the memristor-based circuit of the FitzHugh-Nagumo model and investigated the dynamic behaviour of neuronal circuit networks using memristors as a synapses [18]. Feali et al. modified the Pickett's circuit using both memristor and memcapacitor SPICE models [19].

This study presents two logic gates using a memristorbased floating neuristor circuit. The memristor in question is based on OTA (Operational Transconductance Amplifier), and has a fully floating structure. The neuristor also has a floating structure and generates voltage spikes when DC input current is applied to it. The neuristor-based logic gates behave as an AND and OR gate depending on the input signal amplitude. All of the simulation results are compatible with previous studies

2 Floating memristor circuits

We have used two memristor emulator circuits using two different operational transconductance (OTA) elements (Fig.1). The symmetric OTA used in this study was designed for the TSMC 0.18u process (Fig.1c.) The capacitor provides the memristor's memory behaviour; transistors behave as nonlinear resistors when operating in the subthreshold region. The transistors we've used are of a p-type. Their bulk terminals should be connected to the highest voltage in the circuit. We connected them bulk terminals to the drain terminals to provide more nonlinear ity. Therefore, we were able to obtain more nonlinear memristive behaviour. The implementation of this memristor has been presented previously in [20]. First memristor (Fig.1a) is nonvolatile,



Figure 1: The circuit schematics of memristor emulators a) Fully floating memristor emulator circuit b) Modified fully floating memristor emulator circuit c) OTA circuit.

whilst the second memristor (Fig.1b) is volatile because of the T_D transistor. The memristor emulators fully float thanks to their symmetric structures. The OTA provides current to the capacitor, which is connected to the gate terminals of transistors. The charging and discharging mechanism provides both a memory effect and results in the memristor's resistance.

3 Memristor based neuristor circuit

Memristor-based electronic neurons were reported by Pickett and co-workers using mott memristors [15]. Feali put forth the memristor based neuristor SPICE model [19] after they were able to produce a electronic neuron (neuristor). The circuit we used in this study (Fig. 2) is composed of three memristors [20]. Two of them have parallel capacitors that emulate channel-I and channel-II. Neurons are composed of many types of channels, namely sodium, potassium, and calcium. However, only sodium and potassium channels are represented in Hodgkin & Huxley model [1]. The other channels are not very important (in comparison to sodium and potassium), and they represent a leakage channel in Hodgkin & Huxley's circuit model [1]. Therefore, we thought of these two key channels as channel-1 and channel-2. The capacitors model the channel capacitance. Memristors employ model the channel conductance. The conductances of memristors change when a DC input signal is applied, thereby charging and discharging the capacitor, and ultimately leading to voltage changes. If we control the voltage change, we can produce a spike train. Channel-I and channel-II behave as nonlinear resistors thanks to M_A and M_C memristors. These two channels are separated by a M_R nonlinear memristor. Channel-II is isolated from the output terminal of the circuit by Rout and $\mathrm{C}_{_{\mathrm{out}'}}$ which are located in the output stage of circuit. Moreover, both circuit elements also provide nonlinearity (thanks to the charging/ discharging mechanisms of the capacitor) as well as an appropriate voltage drop to produce spike trains.



Figure 2: Memristor based floating neuristor circuit. Here, the M_A and M_c memristors have identical structure and the M_B memristor has modified structure [20].

Transistors	W(µm)	L(µm)	Capacitors	
T _{1-2A}	3	1	C _A	10 nF
T _{1-2B}	400	1	CB	1 nF
T _{1-2C}	1	1	Cc	10 μF
T _D	1.6	1	C ₁	10 nF
C _{out}	10 pF		C ₂	1 pF
Currents (µA)			Voltage Sources (V)	
I _A	1		V _{DD-A,C}	0.9
I _B	100		V _{SS-A,C}	-0.9
Ic	0.1		V _{DD-B}	2
R _{out}	10 MΩ		V _{SS-B}	-2

Table 1: The values of the circuit elements.

The output stage of the circuit consists of one resistor and one capacitor. Spikes formation directly depends on the values of circuit elements and all values listed in Table 1. All simulations have been carried out using TSMC 0.18µm CMOS. We want to show the operation of one memristor when DC current is applied. Neurons can produce various spike types - e.g. fast spikes, initial bursting, and chattering. The details of these spike types can be found in [5]. Our circuit produced a regular spike type, a widely-known spike commonly used in VLSI design. The applied DC current and resulting voltage spikes are shown in Fig.3. The neuristor produces a spike train a DC current is applied. There are no observable spikes when a zero input signal is applied. Here, the applied DC signal value is 250nA; the resulting spike train amplitude changes from -1.3 V to 0.5V



Figure 3: a) The response of neuristor circuit and b) applied input DC current signal.

4 Neuristor based logic gates

As shown in Fig.4, two neuristors are connected in a parallel fashion and then serial to another neuristor to obtain logic gates. These logic gates have two inputs and one output. The circuit behaves as both an AND and OR gate, depending on the amplitude of the applied signal. If the input signal amplitude reaches 40μ A, the circuit behaves as an AND gate. If the applied signal reaches 150μ A, then the circuit behaves as an OR gate. We applied 40μ A current signals to both terminals of the proposed circuit (Fig.5b-c). If the applied input signals reach 40μ A at the same time, the output of the circuit produces a spike train. However, if any of the inputs drop to zero, the circuit does not generate any output signal. In other words, the circuit behaves as an AND gate.

To obtain OR gate behaviour from the proposed circuit, we applied 150μ A current signals to both terminal of the proposed circuit (Fig.6b-c). If one of the applied input signals reaches 150μ A, then the circuit produces a spike train. However, if both of the inputs drops to zero, then the circuit does not produce any output signal at all. In other words, the circuit behaves as an OR gate.



Figure 4: The circuit schematic of the neuristor based logic gates and their circuit symbols.



Figure 5: a) The response of neuristor based AND gate b) applied input signal-I c) input signal-II.



Figure 6: a) The response of neuristor based OR gate b) applied input signal-I c) input signal-II.

5 Conclusions

In this paper, we presented logic gates based on floating neuristor circuits. The neuristors are composed of two different OTA-based memristors that can fully float. The used memristor circuit has a very low current consumption; therefore, the neuristor circuit consumes little power. We were able to obtain both logic behaviours from only one circuit by changing the input signal amplitude. All of the simulations were carried out using TSMC 0.18.

6 Conflict of interest

The authors declare that there is no conflict of interest for this paper.

Also, there are no funding supports for this manuscript.

7 References

 Hodgkin, A. & Huxley, A., (1952). A quantitative description of membrane current and its application to conduction and excitation in nerve. J. Physiology: 500-544.

http://dx.doi.org/10.1113/jphysiol.1952.sp004764

 FitzHugh, R., (1966). Mathematical models for excitation and propagation in nerve. Biological Engineering. H.P. Schawn (Ed.), New York: McGraw –Hill, Hindmarsh, J. L. & Rose, R. M., (1984). A model of neuronal bursting using three coupled first order differential equations. Proceedings of the Royal society of London. Series B. Biologi-cal science: 87-102.

https://doi.org/10.1098/rspb.1984.0024
Gerstner, W. & Kistler, W. M., (2002). Spiking neuron models: Single neurons, populations, plasticity. Cambridge university press, http://dx.doi.org/10.1017/CBO9780511815706

- Izhikevich, E. M., (2004). Which model to use for cortical spiking neurons ?. IEEE Transactions on neural networks: 1063-1070. <u>http://dx.doi.org/10.1109/TNN.2004.832719</u>
- 6. Chua, L.O., (1971). Memristor the missing circuit element. IEEE Trans. Circuit Theory; 18: 507-519. http://dx.doi.org/10.1109/TCT.1971.1083337
- Chua, L.O. & Kang, S.M., (1976). Memristive Devices And Sys-tems. Proceedings of the IEEE; 209-223.

http://dx.doi.org/10.1109/PROC.1976.10092

- Strukov, D. B., Snider, G. S., Stewart, D. R. & Williams, R. S., (2008). The missing memristor found. Nature; 453(7191), 80–83. <u>http://dx.doi.org/10.1038/nature06932</u>
- Kim H., Sah M.P., Yang C., Cho S. & Chua L.O., (2012). Memristor emulator for memristor circuit applications. IEEE Trans. Circuits Syst. I Regul. Papers; 59(10): 2422–2431. <u>https://doi.org/10.1109/TCSI.2012.2188957</u>
- Elwakil, A. S., Fouda, M. E. & Radwan, A. G., (2013). A Simple Model of Double-Loop Hysteresis Behavior in Memristive Ele-ments. IEEE Trans. Circuits Syst. II Express Briefs; 60(8): 487–491. https://doi.org/10.1109/TCSII.2013.2268376
- Sanchez-Lopez, C., Mendoza-Lopez, J., Carrasco-Aguilar, M. A. & Muniz-Montero, C., (2014). A floating analog memristor emulator circuit. IEEE Trans. Circuits Syst. II Express Briefs; vol. 61(5): 309–313. https://doi.org/10.1109/TCSII.2014.2312806
- Sánchez-López, C., Carrasco-Aguilar, M.A. & Muñiz-Montero, C., (2015). A 16 Hz-160 kHz memristor emulator circuit. AEU - Int. J. Electron. Commun.; 69(9): 1208–1219.

https://doi.org/10.1016/j.aeue.2015.05.003

- 13. Babacan, Y., Kaçar, F. & Gürkan, K., (2016). A spiking and burst-ing neuron circuit based on memristor. Neurocomputing;203: 86–91. http://doi.org/10.1016/j.neucom.2016.03.060
- Babacan, Y. & Kacar, F., (2017). Floating memristor emulator with subthreshold region. Analog Integrated Circuits and Sig-nal Processing; 90(2): 471–475.

http://doi.org/10.1007/s10470-016-0888-9

15. Pickett, M. D., Medeiros-Ribeiro, G. & Williams, R. S., (2012). A scalable neuristor built with Mott memristors. Nature Materials; 12: 114–117. http://dx.doi.org/10.1038/nmat3510

 Shin, S., Sacchetto, D., Leblebici, Y., & Kang, S. M. S., (2012). Neuronal spike event generation by memristors. In 2012 13th international workshop on cellular nanoscale networks and their applications (pp. 1-4). IEEE.

http://dx.doi.org/10.1109/CNNA.2012.6331427

- Ren, G., Xu Y. & Wang C., (2017). Synchronization behavior of coupled neuron circuits composed of memristors. Nonlinear Dynamics, 88(2): 893-901. <u>https://doi.org/10.1007/s11071-016-3283-2</u>
- Zhang, J., & Liao, X., (2017). Synchronization and chaos in cou-pled memristor-based FitzHugh-Nagumo circuits with memris-tor synapse. AEU-International Journal of Electronics and Communications, 75: 82-90. <u>https://doi.org/10.1016/j.aeue.2017.03.003</u>

Feali, M.S., Ahmad, A. & Hayati, M., (2018). Implementation of adaptive neuron based on memristor and memcapacitor emulators. Neurocomput-

ing: 1-11. http://dx.doi.org/10.1016/j.neucom.2018.05.006

20. Babacan Y., (2018). Fully Floating Memristor Based Neuron Circuit Implementation, International Academic Research Congress (INES 2018), 886-890. https://doi.org/10.1109/TNN.2004.832719



Copyright © 2021 by the Authors. This is an open access article distributed under the Creative Com-

mons Attribution (CC BY) License (https://creativecommons.org/licenses/by/4.0/), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Arrived: 15. 12. 2020 Accepted: 23. 04. 2021