MDE-based Rapid DSE of multi-core embedded systems: The H.264 Decoder Case Study

manel ammar, mouna baklouti, maxime pelcat, karol desnos, mohamed abid

Abstract


The recent advances in Unified Modeling Language (UML) give a valuable milestone for its application to modern embedded systems design space exploration.  However, it is essential to remember that UML is unable to solve the difficulty associated with embedded systems analysis, but it only provides standard modeling means.  A reliable Design Space Exploration (DSE) process which suits the peculiarities of complex embedded systems design is necessary to complement the use of UML for design space exploration. In this article, we propose a Model Driven Engineering-based (MDE) co-design flow that combines high-level data-intensive application analysis with rapid prototyping. In order to specify the embedded system, our methodology relies on the Modeling and Analysis of Real-Time and Embedded Systems (MARTE) UML profile. Moreover, the present contribution uses the Parameterized and Interfaced Synchronous Dataflow (πSDF) Model-of-Computation (MoC) and a model based on the IP-XACT standard as intermediate levels of abstraction to facilitate the analysis step in the co-design flow. The rapid prototyping process relies on the πSDF graph of the application and a system-level description of the architecture. This paper presents our Hw/Sw co-specification methodology, including its support for gradual refinement of the high-level models towards lower levels of abstraction for design space exploration purposes.


Keywords


Co-Design; MP2SoC; MDE; MARTE; πSDF; S-LAM; PREESM; SoC

References


Object Management Group. Unified Modeling Language specification, version 2.1.

Object Management Group. UML Profile for MARTE: Modeling and Analysis of Real-Time Embedded Systems, version 1.0.

K. Grüttner, P. A. Hartmann, K. Hylla, S. Rosinger, W. Nebel, F. Herrera, et al, “The COMPLEX reference framework for HW/SW co-design and power management supporting platform-based design-space exploration,” MICROPROCESS MICROSY, vol.37, no.8, pp.966-980, 2013.

C. Silvano, et al., “Multicube: Multi-objective design space exploration of multi-core architectures,” IEEE Computer Society Annual Symposium on VLSI, pp. 488–493, 2010.

A. Pimentel, C. Erbas, S. Polstra, “A systematic approach to exploring embedded system architectures at multiple abstraction levels,” IEEE Transactions on Computers, vol.55, no.2, pp.99–112, 2006.

F.A.M. do Nascimento, M.F.S. Oliveira, F.R. Wagner, “A model-driven engineering framework for embedded systems design,” Innovations in Systems and Software Engineering, vol.8, pp.19-33, Mars 2012.

B. Schatz, F. Holzl, T. Lundkvist, “Design-space exploration through constraint based model-transformation” 17th IEEE International Conference and Workshops on Engineering of Computer Based Systems, ECBS 2010, pp. 173–182, 2010.

L. G. Murillo, M. Mura and M. Prevostini, “MDE Support for HW/SW codesign: A UML-based design flow,” In Advances in Design Methods from Modeling Languages for Embedded Systems and SoC’s, Springer Netherlands, pp. 19-37, 2010.

E. Lee and D. Messerschmitt, “Synchronous data flow,” Proceedings of the IEEE, vol. 75, no. 9, p 1235-1245, September 1987.

K. Desnos, M. Pelcat, J.F. Nezan, S. Bhattacharyya and S. Aridh, “PiMM: Parameterized and Interfaced Dataflow Meta-Model for MPSoCs Run-time Reconfiguration,” International Conference on Embedded Computer Systems: Architecture, Modeling and Simulation (SAMOS XIII), Samos, Greece, July 2013.

IEEE Standard for IP-XACT, Standard Structure for Packaging, Integrating, and Reusing IP within Tools Flows, IEEE Std 1685-2009, Feb. 2010, pp. C1-360.

M. Pelcat, J. F. Nezan, J. Piat, J. Croizer, and S. Aridhi,“A system-level architecture model for rapid prototyping of heterogeneous multicore embedded systems,” In Proceedings of DASIP conference., September 2009.

M. Pelcat, K. Desnos, J. Heulot, C. Guy, J.-F. Nezan, and S. Aridhi,“Preesm: A dataflow-based rapid prototyping framework for simplifying multicore DSP programming,” In 6 th European Embedded Design in Education and Research Conference, EDERC 2014, pp. 36-40, 2014.

M. Ammar, M. Baklouti, M. Pelcat, K. Desnos and M. Abid, “MARTE to πSDF transformation for data-intensive applications analysis,” In Conference on Design & Architectures for Signal & Image Processing, DASIP, October 2014.

M. Ammar, M. Baklouti, M. Pelcat, K. Desnos and M. Abid, “Automatic Generation of S-LAM Descriptions from UML/MARTE for the DSE of Massively Parallel Embedded Systems, “ 2015 Software Engineering Research, Management and Applications conference, SERA 2015 (to be appeared).

A.-H. Ghamarian, M. C W Geilen, S. Stuijk, T. Basten, A. J M Moonen, M.J.G. Bekooij, B.D. Theelen, M.R. Mousavi, “Throughput Analysis of Synchronous Data Flow Graphs,” Sixth International Conference on Application of Concurrency to System Design, ACSD 2006, pp.25-36, June 2006

K. Desnos, M. Pelcat, J.-F. Nezan, S. Aridhi, “Memory bounds for the distributed execution of a hierarchical Synchronous Data-Flow graph,” International Conference on Embedded Computer Systems, SAMOS 2012, pp.160-167, July 2012.

P. Guduric, A. Puder, R. Todtenhofer, “A Comparison between Relational and Operational QVT Mappings," In the 6th International Conference on Information Technology: New Generations, ITNG '09, pp.266-271, April 2009.

J. V. Team, “Advanced video coding for generic audiovisual services,” ITU-T Rec. H, vol. 264, pp. 14496–10.

E. Baaklini, S. Rethinagiri, H. Sbeity, et al, “Scalable row-based parallel H.264 decoder on embedded multicore processors,” In Signal, Image and Video Processing, pp. 1-15, 2014.

M. Baklouti, and M. Abid, “Multi-Softcore Architecture on FPGA,” International Journal of Reconfigurable Computing, 2014.

X. Qin and H. Jiang, “A dynamic and reliability-driven scheduling algorithm for parallel real-time jobs executing on heterogeneous clusters,” Journal of Parallel and Distributed Computing, vol. 65, no. 8, pp. 885-900, 2005.

G. L. Valentini, W. Lassonde, S. U. Khan, et al, “An overview of energy efficiency techniques in cluster computing systems,” Cluster Computing, vol. 16, no. 1, pp. 3-15, 2013.

Z. Zong, A. Manzanares, X. Ruan, et al, “EAD and PEBD: two energy-aware duplication scheduling algorithms for parallel tasks on homogeneous clusters,” IEEE Transactions on Computers, vol. 60, no. 3, pp. 360-374, 2011.

L. Wang, G. Von Laszewski, J. Dayal, et al, “Towards energy aware scheduling for precedence constrained parallel tasks in a cluster with DVFS,” In10th IEEE/ACM International Conference on: Cluster, Cloud and Grid Computing, CCGrid 2010, pp. 368-377, 2010.

L. WANG, S. U. KHAN, D. CHEN, et al,“Energy-aware parallel task scheduling in a cluster,” Future Generation Computer Systems, vol. 29, no. 7, pp. 1661-1670, 2013.


Refbacks

  • There are currently no refbacks.


Copyright (c) 2017 Informacije MIDEM